Due to the application of fast device technologies and the increasing complexity of printed{ circuit boards, electromagnetic phenomena, e.g., re ections and crosstalk, gain more and more importance and may even disturb the function of a circuit. In the future, it will be indispensable to consider phenomena of electromagnetic compatibility (EMC) already during layout synthesis.
Introduction
The technological progress in manufacturing integrated circuits, modules, and boards yields higher frequency rates and more complex systems. As a result, electromagnetic phenomena, e.g., re ections and crosstalk, increasingly reduce performance, cause logic errors or even destroy a circuit. John 13] presents a general approach to electromagnetic compatibility (EMC) on printed{circuit boards (PCB). Bakoglu 15] , for example. If the layout phase itself does not incorporate EMC{phenomena, a number of time{consuming redesigns has to be made, in general, to obtain a failsafe layout.
To render the design process as time-and cost{e cient as possible, EMC{constraints and cost criteria have to be integrated directly into layout synthesis. The approaches for EMC{ constrained routing for ICs 5, 8, 28, 29] and PCBs 21, 38] presented so far make use of maze{running and line{search methods 23] . The e ects of EMC{phenomena are mapped onto path{cost functions. Choudhury and Sangiovanni{Vincentelli 4], and Wawryn 38] incorporate parasitic capacitance and inductance couplings into the cost functions. The disadvantages of these approaches result from their sequential nature (routing net by net) and their large memory and run{time requirements for area routing and for computing the cost functions. As a consequence, they can be applied only to small circuits. Thus, the methods of 8, 28, 29] are used for the design of small analog integrated circuits such as operational ampli ers. Kie 21] extends line{search algorithms in order to incorporate constraints for maximal net lengths and maximal lengths of parallel wiring. Choudhury and Sangiovanni{Vincentelli 3], Gyurcsik and Jeen 11] extend channel routing algorithms to deal with parasitic couplings on integrated circuits. Cong et al. 5] develop an e cient algorithm for constructing approximate Steiner trees with bounded longest path length for timing{driven routing. Mitra et al. 30 ] made a promising approach for routing mixed-signal ASICS, dealing with similar constraints to those relevant in our context. They use simulated annealing for global and detailed routing, which is practicable only for small and midrange circuits. All approaches presented so far (mainly 21]) consider only partial aspects of the intricate EMC{problem.
Typical printed{circuit boards consist of more than one thousand nets, several thousand pins and up to one thousand devices (ICs, resistors, capacitors). For typical boards the routing area is quite large (e.g., for a 34 cm 24 cm board with 0:2 mm wire width and minimum wire distance the routing grid has 510 000 points). Routing on PCBs di ers from IC routing in several respects.
Devices (ICs) are mounted on the top and on the bottom of the board. Therefore, they are no obstacles for routing, and the routing area cannot be naturally subdivided into channels.
The number of routing layers is much higher on PCBs than on ICs (8, 12, 16 or even more).
In general, layer changes (vias) need more routing space than wires. Typical values are 0:6 mm via diameter and 0:2 mm wire width.
Vias are realized by drilling holes. Therefore, vias cover routing space on all layers, or at least on all layers above or below the layers to be connected.
In this paper we present new methods for the development of EMC{design models and their incorporation into algorithms for PCB{routing. Our main contributions consist of:
Carrying the two{phase approach to routing, in which global routing is followed by detailed routing over to PCBs. This approach has been very successful on chips.
Providing a hierachical method for global routing which is both robust and e cient (section 5). A prime advantage of this framework is that nets can be routed simultaneously and thus their interdependence can be taken into account directly.
Providing an extremely general path{search framework for detailed routing, which can model a wide variety of EMC{cost functions (section 6). Sections 2 and 3 introduce EMC{design models and rules which consist of design constraints and cost criteria for the purpose of avoiding or limiting noise e ects resulting from EMC{ phenomena. Section 4 summarizes the requirements for the routing algorithm to be developed. Section 7 reports on experimental results obtaimed by the HERO system, which implements the method presented in this paper 17, 36]. Our methods make it possible for the rst time to incorporate more complex EMC{constraints and cost criteria into routing even of large{scaled printed{circuit boards.
EMC{design models
Considering EMC{phenomena in algorithms for placement and routing requires precise EMC{ design models. Such models include constraints as well as cost criteria to avoid or limit noise e ects already during the layout phase of a printed{circuit board.
The e ects of EMC{phenomena on printed{circuit boards depend on a large number of parameters. The dependencies between the various factors of in uence are quite complex and unstructured. Therefore, it is not possible to describe all EMC{phenomena in exact models.
In addition, during layout design only simpli ed models can be handled e ciently. Therefore, the models can only cover partial aspects and approximate descriptions. In 4, 38] EMC{cost functions (e.g., coupling capacities) are derived directly from the electrical behaviour of the circuit by extensive and time consuming circuit analysis. However, it is our experience that the resulting routings are still not failsafe, in general. Therefore, a generated layout always has to be submitted to a subsequent EMC{veri cation phase.
In order to render the routing process as e cient as possible we map the complex EMC{design rules onto simple geometric constraints and cost criteria. This contrasts with the approaches of 4, 38] . The EMC{design rules are the result of extensive simulations and analytic calcula-tions 13, 16, 17] which, however, need be done only once for a given technology and not again and again for each circuit during routing. Therefore, we can use accurate models of the electrical behaviour of basic circuit elements, such as input gates, lines, and output gates.
Kie 21] presents a similar approach, which considers geometric constraints for the transmission{ line length and the coupling length between transmission lines.
For the purpose of layout design the parameters that are signi cant for EMC{phenomena on PCBs can be divided into variable and xed parameters. Signal{speci c parameters (e.g., rise and fall time, DC and AC noise margins) and PCB speci c parameters (e.g., characteristic phase velocity and impedances of the layer structure) are xed during layout synthesis, for example.
In contrast, the geometric parameters like transmission{line length, width and distance between di erent transmission lines are variable during layout synthesis.
We use a rule{driven approach in order to specify EMC{design models by EMC{design rules containing restrictions and evaluations for the variable geometric parameters in dependence on the xed parameters. This approach o ers the following advantages:
Rule{driven design models o er a robust and exible framework for specifying todays and future EMC{requirements. By adding further rules or modifying existing rules, models can be restricted to the essential dependencies and can easily be adapted to the requirements of the actual application and continuous technological developments.
Rule{driven design models help to structure EMC{phenomena. For instance, di erent EMC{phenomena like re ection and crosstalk are separated into di erent rules. An important advantage of this separation is that di erent EMC{phenomena can be considered in di erent (namely, their relevant) design phases.
A problem of all rule{driven systems is that di erent rules may contain contradictory or only partly realizable requirements. Therefore, a weighting or priority scheme has to be imposed on the rule set.
EMC{design rules
In this section we derive our EMC{model in the following sequence of steps: These steps are implemented by analytic calculations, simulations and measurements. In the following we exemplify the steps 2 to 4 with two design rules pertaining to two typical noise e ects on PCBs (re ections and crosstalk).
Re ections
Signal re ections are caused by transmission{line inhomogeneities. On printed{circuit boards such inhomogeneities are discontinuities like bends, layer changes (vias) and junctions as well as mismatches of the characteristic transmission{line impedance and the input and output impedances of the connected devices. For current device and connection technologies on PCBs, however, re ections are mainly caused by the mismatch of the characteristic transmission{line impedance and the impedances of the input and output digital gates. For this purpose, simulators such as FREACS 16] are available. Figure 1 shows the voltage curve at the input digital gate of a single transmission line determined by simulation. Figure 2 shows the used simulation model and basic transmission{line structure. The simulation result indicates the over{ and undershoots caused by re ections which may cause a fault reaction of the digital input gate. 
Crosstalk
Noise voltages on a transmission line can also be caused by parallel transmission lines. Figure 4 shows the voltage curve at the input (A) and output digital gate (B) of a passive transmission line in a coupled transmission{line structure determined by simulation. Figure 5 shows the underlying simulation model and the transmission{line structure used as input for the simulation. 
EMC{Balance
In subsections 3.1 and 3.2, design rules for avoiding faulty functions due to re ections and crosstalk are developed. In these subsections, re ection and crosstalk e ects are analyzed separately. In practice, however, for each net the sum of the noise voltages caused by all occurring EMC{ e ects should not exceed a given maximum value, the maximum overall noise level. This value depends on the noise margin of the digital gates of the analyzed net, for instance. Therefore, it is necessary to account for the noise impact resulting from all occurring noise e ects together. We do so by specifying an EMC{balance for each net. The EMC{balance determines for each net, what portion of the overall noise is allowed for re ections, crosstalk, and so on. The assignment of portions may vary during the synthesis process, as more information on the layout becomes available. This exibility is important, because it is di cult to determine a meaningful EMC{ balance for each net, o hand. As an example, it is very hard to predict, whether crosstalk or re ection problems are to be expected and thus what portion of the overall EMC{balance has to be assigned to each e ect. By splitting the layout design into several phases and by treating EMC{e ects in di erent phases the EMC{balance can be changed dynamically. For instance, after global routing improved estimates of the expected transmission{line length and thus also of the noise e ects caused by re ections are available. Therefore, the EMC{balance can be adjusted appropriately.
In 17] we describe the design of EMC{design rules thoroughly. Further design rules (e.g., net topology rules, thermic rules and electromagnetical radiation rules) are points for future work.
Robust and e cient methods for EMC{driven routing
The incorporation of EMC{design models into the layout design process results in very complex optimization problems. Our way to solve these optimization problems e ciently is to decompose them into small subproblems. For this reason, the EMC{router HERO 36] partitions the routing phase into global and detailed routing, as common in chip layout. During global routing, the rough route of each net is determined. This is done hierarchically, i.e., the routes of the nets are re ned in a sequence of steps. During detailed routing the exact routes are determined inside each block resulting from the hierarchical partitioning of the board. The detailed routing phase works sequentially, i.e., net by net.
The hierarchical decomposition of the board during global routing induces a decomposition of the routing problem into small subproblems. In each subproblem of the global routing phase, it is possible to consider all nets simultaneously. Because of the large number of wiring layers, a tentative layer assignment is determined already during global routing. In this aspect, our system contrasts with the approaches common in chip layout and the approaches presented by Kessenich and Jackoway 20], and Kie 21] .
With the use of hierarchical routing methods in combination with layer assignment, global dependencies between nets can be taken into account during global routing. In contrast, existing printed{circuit board routers work in a purely sequential manner. As a result, the routes of nets being routed late underlie strong restrictions imposed by the numerous routes that have been placed earlier. In many cases, there is no route for a late net, or only a route with poor electrical behavior (for example a route exceeding the critical line length, which will cause re ection problems) is available.
In order to be able to incorporate EMC{phenomena in detailed routing, maze{running methods have been appropriately extended 25, 26] . This extension o ers a greater exibility with respect to the cost functions that can be considered than classical maze{running techniques or line{ search algorithms do, which are applied in 21]. For example, a realistic model of crosstalk problems by the cost functions is possible with this extension.
In order to avoid noise e ects right from the start, we incorporate EMC{criteria already in the global routing phase. In this point of view, our approach contrasts with all existing approaches for EMC{driven layout.
Hierarchical global routing
In this section, hierarchical routing methods developed for chip layout are extended to EMC{ driven layout of printed{circuit boards. Up to now, only Kie 21] net, the net length is essentially determined during global routing, the critical length has to be considered mainly in this routing phase. Therefore, whether a transmission line exceeds the critical line length, can be discovered already during global routing. For this reason, protocols of rule violations are generated, which can be used as a feedback to the placement phase. When the global routing phase is nished, the wiring lengths and the resulting noise voltages caused by re ections can be estimated appropriately. Therefore, it is possible to consider re ections and crosstalk separately and to adjust the EMC{balance appropriately after global routing (see subsection 3.3). Figure 10 depicts an example of the stepwise re nement of the route for a net during global routing. A procedure similar to the method proposed by Luk et al. 27 ] is used. In addition, for each net, a tentative layer assignment is determined already during global routing. After solving the primitive wiring problem, each wiring segment of a net is assigned to a wiring layer. In gure 10(a), the global wiring of a net with pins inside block 1 and block 4 is shown.
Outline of Global Routing
Each wiring segment is labeled with a layer.
During the re nement, each block is partitioned into at most four subblocks (see gure 10(b)).
In the rst step of the re nement, all wiring segments are re ned to the next level of the hierarchy. The wiring segment between blocks 1 and 3 may be re ned to a wiring segment between blocks 1c and 3a or 1d and 3b, for example. The local nets inside each block are re ned by the solution of four independent primitive wiring problems (see gure 10(b)). In gure 10(c), the global wiring of a net for the second level of the hierarchy is depicted.
The re nement process is continued through several levels. Each re nement step consists of three steps: the solution of the primitive wiring problems, the layer assignment and the re nement of the wiring segments to the next level of the hierarchy (if present).
Hierarchical partitioning
Before global routing, the printed{circuit board is hierarchically partitioned into rectangular blocks. Each block is partitioned into at most four subblocks. Therefore, for each net there are maximally eight wiring alternatives, and the primitive wiring problems can be solved e ciently.
This partitioning of the board can be derived from a partitioning resulting from an EMC{ driven placement procedure, which is not available yet, or it can be computed from scratch by two methods. In the rst method, blocks are partitioned such that the sum of the weights of nets running between subblocks is minimized, in a mincut{like process. The objective of this method is to obtain a large number of local wirings. The second method partitions the placed circuit according to the pattern of a uniform grid.
Solution of the primitive wiring problems
As mentioned above, for each net, there are at most eight wiring alternatives within a primitive wiring problem. Therefore, all nets can be wired simultaneously. The solution of a primitive wiring problem is divided into several phases. At rst, for each net, the admissible (i.e., EMC{ noncritical) wiring alternatives are selected from the set of possible alternatives. For example, to take into account the critical line length (see section 3), only those wiring alternatives are chosen as admissible, which do not exceed the critical length l k . If no wiring alternative is admissible (for example, if all alternatives exceed the critical length because it already is exceed by the distance of the pins), the best wiring alternative (with minimum rule violations) is chosen. This is to ensure the completeness of wiring.
In the next step, the primitive wiring problem is formulated as an integer linear program| similar to the approach mentioned by Luk et al. 27] . Since, in general, nets di er in their electrical behavior, it is not possible to group geometrically equivalent nets. This is in contrast to chip layout 27, 32]. Hence, for each admissible wiring alternative j of every net N an explicit variable x (N;j) is needed.
The uniqueness of the route for each net N is guaranteed by constraints P 8 j=1 x (N;j) 1.
Capacity constraints ensure that the wiring capacities between and inside the blocks are not violated. In addition, these constraints reserve more wiring space for critical nets. The idea is to prevent crosstalk e ects by enabling the detailed routing phase to wire these nets with a wider coupling distance to other nets.
The cost of each wiring alternative re ects its quality (N; j) w.r.t. EMC{phenomena and its length (N; j). For the EMC{quality (N; j) the following criteria are presently taken into account:
In order to reduce signal re ections (N; j) mainly re ects the relation between the length of the wiring alternative and the critical length l k , appropriately weighted.
Critical blocks (with high levels of radiation, for instance) should not be passed by sensitive nets. Therefore, the wiring alternatives passing these blocks are penalized by adding a term to (N; j).
Each net may be restricted to be of a certain wiring type, such as daisy chaining, i.e., serial arrangement of pins. For this reason, alternatives realizing the required wiring type are made more attractive by decreasing (N; j).
These cost criteria may also be considered for the selection of admissible wiring alternatives.
This has to be done, for example, if a wiring alternative has to be strictly avoided. The objective function of the integer program aims at a complete global wiring of all nets with minimum total 
Layer assignment
In order to take into account global dependencies between nets, a layer assignment is determined already during global routing. The layer assignment aims at distributing the nets to the layers in such a way, that wirings of nets on the same layer do not interfere with each other electrically.
For this purpose, several EMC{constraints have to be considered during layer assignment.
In order to avoid crossing con icts already at high levels of abstraction, the layer assignment is done hierarchically during each re nement step. For each re nement step, the layer assignment of the previous level of the hierarchy is retained. (For instance, in gure 10, the wiring segment between blocks 1d and 3b will be assigned to the same layer as the wiring segment between blocks 1 and 3.) As a result, the layer assignment is subdivided into a series of independent subproblems. There is one subproblem corresponding to each primitive wiring problem. This decomposition makes an e cient heuristic solution of the NP{complete layer assignment problem possible.
Let k be the number of available layers. The layer assignment problem is formulated as a graph k{coloring problem. The con ict graph to be colored consists of one vertex for each wiring segment of a net. There is a weighted edge between two vertices, if the corresponding wiring segments should not be assigned to the same layer, because they are in con ict. The criticality of con icts is modeled heuristically via appropriately chosen edge weights. we can make only heuristic assumptions about con icts, because we do not know the exact net courses during global routing.
The vertices of the con ict graph have to be colored with k colors. We use a heuristic similar that proposed by Turner 37] . First a k{clique is determined and colored with k colors. Then the remaining vertices are colored in a sequential manner. In each step the vertex with the smallest number of colors not used for adjacent vertices is chosen. If several vertices meet this criterion, the vertex with the highest adjacent edge weight is chosen. The selection of the color for this vertex takes a series of cost criteria into account:
1. The layer assignment should avoid con icts, that is, the sum of all edge costs between vertices of the same color should be minimal.
2. For each layer, a preferred wiring direction (horizontal or vertical) has to be obeyed.
By alternating wiring directions crosstalk e ects between adjacent layers can be largely avoided. In this design step crosstalk e ects can only be handled by this simple heuristic.
3. For each net, the number of vias should be as small as possible. Therefore, colors already used for the corresponding net are preferred. The objective is to reduce production time and cost, and also to reduce re ections caused by layer changes.
4. If a layer change cannot be avoided, its cost depends on the di erence between the characteristic impedances of the two connected layers.
5.
Loads on di erent layers should not di er too much from each other. This is realized by balancing the distribution of the colors.
6. Each net may have preferred layers, for example critical nets should be routed on inner layers. This is considered during the selection of the color.
Obviously, some of these criteria contradict each other, so all these criteria enter the cost function appropriately weighted. The determination of appropriate weights is complex and requires a lot of further experience. For the examples in section 7, these criteria are used in the order given above to determine the color for a selected vertex. The critical transmission{line length l k is not considered explicitly by the layer assignment.
In order to improve the coloring, an iterative process is executed after computing the initial k{ coloring. This improvement ameliorates the disadvantages of the sequential coloring heuristic.
Nevertheless, the layer assignment during global routing cannot resolve all crossing con icts.
Unresolved con icts are passed on to the detailed routing phase.
Re nement of wiring segments to the next level of hierarchy
Each wiring segment running between two blocks b 1 and b 2 has to be re ned to two adjacent subblocks of b 1 and b 2 , respectively. In general, there are several (at most seven) alternatives for every net. Similar to Lauther 22] , and Lengauer and M uller 24], a cost is computed for each alternative. The cost depends on the pin positions of the net. Alternatives which result in short and straight routes receive small costs. The wiring segments are distributed among the subblocks such that capacities on each layer between blocks are not violated and such that the total cost of all alternatives is minimum (linear assignment problem). As mentioned in section 5.3, for critical nets, more wiring space than usual is reserved. This problem is formulated as a mincost{ ow problem (see 22]) and is solved by classical techniques.
Sequential detailed routing
During detailed routing, the exact route is determined for each net. The detailed routing phase is done block by block|as in 20] and in chip layout. Each net is split into subnets. There is one subnet for each block through which the net passes. Routing a block amounts to a switchbox
There is a multitude of heuristic algorithms for this problem, which achieve good results in chip layout. However, these methods cannot be applied here, because they use detailed routing models (Manhattan routing, knock{knee routing) not capable of handling complex EMC cost criteria. For this reason, HERO applies an extension of sequential maze{running methods to general cost criteria.
Before a block is routed, the entry positions (terminals) of wires are still moveable along those block sides for which the adjacent block has not been routed before (variable block sides).
Therefore, in 20] the exact entry positions are determined in a rst step. However, it is hard to predict the best position for each wire. Therefore, we do not assign exact coordinates to the wires but compute a wire ordering for each variable block side. We use the topological routability as the primary criterion for ordering. Our objective is to obtain an ordering such that, using the given layer assignment, all blocks can be routed with few crossings. Up to now, only simple heuristics for solving this task are used. Before a block is routed, a wire ordering for variable block sides is determined such that the block is topological routable. As a second criterion we use heuristics to avoid con icts for the blocks which are subsequently routed. We take notice of the pin positions and the global routing in the blocks not routed yet. For example, nets which turn left in the upper neighboring block should be arranged left of those nets which run straight through this block, and nets running straight through this block should be arranged left of nets turning right.
We are working on improved heuristics for wire ordering based on 9, 10]. This approach takes a more global view on the problem by computing wire orderings for all blocks and block sides before any block is routed. We aim at combining wire ordering with layer assignment. Details of this approach will be described in a later publication.
Ordering the blocks
We use a two{step criterion for ordering the blocks. As the main criterion, HERO routes the blocks in an order, such that for each block at least one of the two block sides opposite to each other (top/bottom and left/right) is variable. In our experience such an ordering maximizes the chance that blocks can be routed to completion. As a secondary criterion, di cult blocks are routed with preference. As a result di cult blocks have variable entry positions on as many sides as possible. The di culty of a block is measured by computing a gure of congestion which takes into account the block size, an estimation of the total internal wiring length, an estimation of the number of vias and the number of pins. The gure 13(a) exempli es the block order.
Blocks are labeled with their congestion (in percent) and the resulting routing order. Every variable block side is highlighted with a dotted line.
Ordering the nets
Each block is routed sequentially, i.e., net by net. This is done in three passes. During the rst pass, each net is restricted to those layers proposed by the layer assignment, and the wire orderings have to be strictly observed. Here, only a subset of topologically routable nets is considered, which is output of the wire ordering phase. First experiences with our improved The sequential approach requires the determination of an appropriate net ordering. Taking into account the exact coordinates of pins, of terminals, and the wire ordering net ordering can be largely avoid nets blocking each other. During the rst pass, the nets are ordered from the corners inward. This is possible because a subset of topologically routable nets is considered.
As a result, nets can be routed along the contours of previously routed nets. Figure 13 (b) exempli es this heuristic for one layer. An extension of this heuristic can be applied, if not all terminals of a net are assigned to the same layer. During the second and third pass we use a random net ordering. This is because, at this time, the block is already highly congested|about 85% of the nets are routed to completion during the rst pass|and the dependence between net ordering and completion rate is very hard to predict.
The question arises whether the net order should favor critical nets|similar to 29]. This strategy may result in an increase of blockings. In the future, rip-up and reroute techniques 6] will be applied, if a net cannot be routed. After global layer assignment and wire ordering, this probably will be necessary for only few nets.
Detailed routing of a net
For detailed routing of a single net, HERO applies an extension of maze{running techniques to complex cost criteria. The block to be routed is represented by a 3{dimensional grid graph.
Obstacles result from previously routed wires, vias, pins and other blocked areas. Routing of a net is performed by determination of an optimal path between its pins and terminals. EMC{ constraints and cost criteria are mapped onto path costs, that is, a path with optimal cost corresponds to a route that is EMC{noncritical. however, leads to more complex path cost functions. We use the methods presented in 25, 26] which e ciently solve path problems for complex path cost functions not necessarily having the algebraic properties of the real numbers with addition. Using this extension of classical maze{running techniques, complex EMC{design rules can be mapped onto path costs. Di erent rules can be considered in concert by suitable multicriteria path costs. We apply methods of goal{directed search 23, 25] to execute the path search more e ciently.
The global EMC-design rules have to be mapped to rules that apply locally to each block. In order to make sure that, on the one hand, path costs re ect the EMC{cost criteria adequately and, on the other hand, an e cient determination of optimal paths is possible, the mapping has to be chosen carefully. We will exemplify this process with the crosstalk example (see subsection 3.2). Since the coupling level is additive, local rules can be set up for every net inside the block, mostly depending on the portion of the coupling level not consumed in previously routed blocks. Let N be the net to be routed. In order to consider crosstalk phenomena, the cost of a path p has to re ect the overall coupling level C(N) of net N and the overall coupling levels C(N i ) of the nets N i (1 i k) routed before, which may have coupling regions with p. (4) gives the coupling level of net N i , caused on segment S j(i) by net N, if routed on edge e. Here, T and T i are the device technologies of net N and the nets N i , respectively. The parameter l e is the length of e, d i is the distance between e and N i , if e and N i form a coupling region, and in nity else. Each edge can have coupling regions with at most four nets (up to two adjacent nets on the same layer and up to two on the layers above and below). Therefore, we have to store only a four{dimensional cost vector for each edge instead of a k +1{dimensional one. Path costs are de ned by componentwise addition of edge costs. We are looking for a path such that the maximum of all cost components is minimal.
Unfortunately, the weakly NP{complete shortest{weight{constrained{path problem 7] forms a special case of this path cost function. Therefore, it is not possible to determine optimal paths for this path cost in acceptable time. There are two possibilities to circumvent this problem:
1. Approximation. We also developed fast algorithms to determine good approximate solutions for general path problems 35]. Note that, for the crosstalk example, we need not compute a path with minimal coupling levels, but only a path that does not exceed the maximal coupling level C max (N) = 1, for all involved nets.
2. Simplifying the path cost function, such that an e cient determination of optimal paths is possible. Note, that this need not result in a more inaccurate estimation of EMC{e ects, if it is done carefully.
For the crosstalk example, we make use of the second option. For this purpose, every net is classi ed as critical or uncritical. Critical nets are those nets, for which the overall coupling level, caused by coupling regions in previously routed blocks is high (e.g., greater than C krit (N) = 0:8).
In order to obtain this classi cation, the exact coupling levels are determined, using the path cost function mentioned above. A large cost is assigned to every edge having a coupling region with some net N i , if either net N i or N is critical. As a consequence, critical nets will be routed with a minimum number of coupling regions. The results presented in section 7 illustrate that, using this heuristic, the maximum coupling level is not exceeded in most cases.
Up to now, beside couplings, only critical transmission{line lengths (see subsection 3.1) are considered during detailed routing. This is done by adding a component for path length to the path cost vectors. In the future we will integrate more EMC{design rules into our robust routing framework.
Experimental results
In this section, we present experimental results of our router HERO. HERO was programmed in C and runs on UNIX workstations. In In gure 15 the detailed routing for one layer of one of the 512 blocks of board 2 is depicted.
Its size is 2:08 cm 1:48 cm (51 36 grid points). Vias and pins are represented by lled circles.
The nets depicted grey have been classi ed as crosstalk-critical, because their coupling levels, caused by couplings in previously routed blocks, are high. Clearly, it can be seen that these nets were routed with a safe distance (1 mm, three grid points) to other nets. Therefore, the nets routed after the critical nets|these are the nets above the net|have to make a small detour. , resulting from EMC{design rule 1 and 2, respectively. As a result of placement, the distance between the pins of many nets is larger than the respective critical transmission{line length.
For this reason, we chose the maximum of the critical length and 1:2 times the maximum pin distance as the maximum admissible line length for every net. The results in table 5 indicate that the net lengths are often smaller after than before detailed routing. This is no contradiction, because after global routing we have only estimations of the net lengths. 90:8% of all nets from board 1 and 95:4% of all nets from board 2 do not violate the maximum admissible value for the net length. 98:5% and 99:7% of the nets, respectively, stay within 1:3 times the maximum For board 2, we compared the results to the layout made by our router with EMC{design rules 1 and 2 turned o and to the layout made manually by layout engineers. They did not consider EMC{design rules explicitly here, but brought in their practical experience. Hand layout is still the state{of{the{art in this segment of PCB design. Table 5 indicates that our results|with respect to the coupling level (c)|exceed those of automatic layout with EMC{design rules turned o and of hand{made layout dramatically in quality. The comparison shows that HERO is able to deal with restrictive EMC{constraints.
Some rule violations of the manual layout are caused by address and data buses that were realized as parallel wires. This is not critical for the current technologies. Buses are not considered by our router, yet. This is a point of future work. Note, that rule violations do not always lead to non{functional PCBs. This fact indicates, that our design rules have to be re ned and to be weakened in some cases. For example, the critical coupling length for two nets depends on more net{speci c data and not only the technologies of the nets.
In table 6, the run times for global and detailed routing are depicted. In comparison with other routers, the run time for detailed routing seems to be exceedingly high. Note, however that, up to now, commercial printed{circuit board routers gain only poor acceptance. This is, because they do not provide any EMC{criteria and produce a large number of vias. Up to now we have paid attention to run time aspects only marginally. For this reason we expect to improve our run times signi cantly in the future. The completion rate is de ned as the ratio of the number of routed subnets through the number of all subnets. Although HERO does not use rip{up and reroute{techniques, the completion rate is quite good. This is a consequence of the global routing phase including layer assignment. The completion rate can certainly be increased by using improved heuristics during layer assignment and wire ordering as mentioned at the beginning of section 6. In the future, rip{up and reroute techniques will be applied, if a net cannot be routed.
In contrast to most PCB routers that work strictly sequentially, the total number of vias generated by HERO is not substantially greater than with manual layout. For board 1 1456
vias are required compared to 1409 vias generated manually. Note, however, that the board is not completely routed. In order to decrease the number of vias, future work will have to improve our heuristics for layer assignment and detailed routing.
Summary
In order to carry out the design of printed{circuit boards as time{ and cost{e cient as possible, EMC{phenomena have to be taken into account during layout synthesis. EMC{design models consisting of geometric constraints and cost criteria are used to avoid noise e ects resulting from EMC{phenomena. HERO o ers a robust framework for incorporating complex EMC{ design models into routing. In general, it will not be possible to obtain a completely failsafe layout. However, experimental results for typical boards prove that a great number of EMC{ problems can be avoided during layout synthesis and that the e ects of EMC{phenomena can be reduced substantially. Detailed reports of EMC{design rule violations provide e ective input to the succeeding EMC{veri cation phase. The remaining violations of EMC{design rules are mainly caused by an inappropriate placement. We are also working on methods for EMC{ driven placement. These methods will be presented in a later publication. It seems to be of great promise, to combine hierarchical placement methods with our approach for hierarchical routing|similar to 24].
